

Drax 11.6" Schematic

SKL-Y

2016-03-21

REV : A00

DY : None Installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Drax SKL Y


Rev
A00

Date: Monday, March 21, 2016

Sheet 1 of 109

Project code : 4PD06Q010001
PCB P/N : 15250
Revision : A00

Drax 11.6" Block Diagram



CHARGER		44
BQ24727RGRR		
INPUTS	OUTPUTS	
19V_DCBATOUT	12V_BT+	
SYSTEM DC/DC		45
SY8288CRAC		
SY8286BRAC		
INPUTS	OUTPUTS	
19V_DCBATOUT	3D3V_AUX_S5	
	5V_PWR_2	
	5V_S5	
	3D3V_S5	
CPU Core Power		46-50
NCP81208MNTXG		
NCP81381MNTXG *2		
SY8288RAC		
NCP81253MNTB6		
INPUTS	OUTPUTS	
19V_DCBATOUT	+VCC_CORE	
	+VCC6T	
	1D0V_S5	
	+VCCSA	
DDR3L SUS		51
SY8288RAC		
APL5338XAI		
INPUTS	OUTPUTS	
19V_DCBATOUT	1D35V_S3	
	0D675V_S0	
SYSTEM DC/DC		53
APL5930KAI		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	

PCB LAYER	
L1:Top	L5:Signal
L2:Signal	L6:GND
L3:GND	L7:Signal
L4:Signal	L8:Bottom

D

C

B

A


Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A4	<i>Drax SKL Y</i>				<i>A00</i>
Date: Thursday, March 17, 2016			Sheet	3	of 109



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (JTAG/CPU SIDE BAND)		
Size	Document Number	Rev
A4	Drax SKL Y	A00
Date: Thursday, March 17, 2016		
Sheet 4 of 109		


```
[12] M_A_DQ[63:0] << >> M_A_DQ[63:0]
```




SSID = CPU

[99] CFG[19:0]


- CFG0 G52
- CFG1 F53
- CFG2 J52
- CFG3 H53
- CFG4 H55
- CFG5 D55
- CFG6 C56
- CFG7 F55
- CFG8 D61
- CFG9 G58
- CFG10 D57
- CFG11 F61
- CFG12 J60
- CFG13 J58
- CFG14 H61
- CFG15 H59
- CFG16 J54
- CFG17 G54
- CFG18 G56
- CFG19 J56



[99] ITP_PMODE




PCH strap pin:



DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

SKL(#543016):
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (CFG/RSVD)		
Size A4	Document Number Drax SKL Y	Rev A00
Date: Thursday, March 17, 2016	Sheet 6	of 109

SSID = CPU






Table 52-2. Decoupling Requirements for Skylake Y Processor (Sheet 2 of 4)

Domain	Backside Cap	Primary Side Cap	Placement Guideline
V _{DDQ}	1x 0.1 uF 0201		Filter implemented between V _{DDQ} and V _{DDQ} . Capacitor tapped directly to V _{DDQ} first and connect to V _{DDQ} through L (routed as trace). Please refer to Figure 66-6 for details.
V _{CCSA_DDR}	1x 0.1 uF 0201		Place on secondary side, underneath the package Refer to Note 4 for component placement
		1x 22 uF 0603	Place as close to the package as possible
V _{CCPLL_OC}	1x 0.1 uF 0201		Place on secondary side, underneath the package Please refer to Figure 52-4 below. Do not route V _{CCPLL_OC} closest adjacent layer over any power net other than ground.
V _{CCPLL}	1x 0.1 uF 0201		Place on secondary side, underneath the package Please refer to Figure 52-5 below.
V _{CCST} ⁷	1x 0.1 uF 0201		Do not route V _{CCPLL} , V _{CCST} , V _{CCSTG} closest adjacent layer over any power net other than ground.
V _{CCSTG} ⁸	1x 0.1 uF 0201		

SSID = CPU



(#543016) eDP_RCOMP Guideline


Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

Design Guideline:

Skylake processor signal eDP RCOMP should be connected to the VCCIO rail via a single $24.9 \pm 1\% \Omega$ resistor.



SSID = CPU





Table 45-3. Skylake Y Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BP64	NCTFVDDQ	Test Point (TP)	Corner BP64
BN64	NCTFVDDQ	Test Point (TP)	
BP62	NCTFVSS	Test Point (TP)	
BP1	NCTFVSS	Test Point (TP)	Corner BP1
D1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	Corner A64
A64	NCTFVCC	Test Point (TP)	
B64	NCTFVCC	Test Point (TP)	


Note: Refer to Processor EDS for more details on NCTF information.

SSID = CPU

+VCC_CORE 0603 update 22 uf cap *30(6DY)20151021 by PWR SKY



+VCCGT 0603 update 22 uf cap *30(6DY)20151021 by PWR SKY



Decoupling Requirements for SKL Y Processor (Sheet 1 of 4)

Domain	Backside cap	Primary side cap	Placement guideline
VCCGT	12x 0.1uF 0201		Place on secondary side, underneath the package
	40x 0.1uF 0201 (Placeholder)		Refer to Note 2 for component placement
		2x 1uF 0402	Place as close to the package as possible.
		2x 10uF 0402 (Placeholder)	Placement order: Package edge > 0402 1uF caps > 0402 10uF caps > 0805 caps > Power source
		9x 47uF 0805 (6.3V) ¹	
Vcc	20x 0.1uF 0201		Place on secondary side, underneath the package
	12x 0.1uF 0201 (Placeholder)		Refer to Note 3 for component placement
		8x 10uF 0402	Place as close to the package as possible.
		6x 47uF 0805 (6.3V) ¹	Placement order: Package edge > 0402 caps > 0805 caps > Power source
		2x 47uF 0805 (Placeholder)	






<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (Power CAP1)
Size	Document Number		Rev
A3		Drax SKL Y	A00
Date:	Monday, March 21, 2016	Sheet 10 of	109

SSID = CPU



Decoupling Requirements for Skylake Y Processor (Sheet 2 of 4)

Domain	Backside Cap	Primary Side Cap	Placement Guideline
VCCG0	12x 0.1 uF 0201		Place on secondary side, underneath the package
VCCG1	12x 0.1 uF 0201		Place on secondary side, underneath the package
VDDQ	18x 0.1 uF 0201		Place on secondary side, underneath the package
VDDQC	1x 0.1 uF 0201		Filter implemented between VDDQC and VDDQ. Capacitor tapped directly to VDDQC first and connect to VDDQ through L (routed as trace). Please refer to Figure 66-6 for details.
VCCIO	13x 0.1 uF 0201		Isolation between DDR and display area. Place on secondary side, underneath the package Please refer to Figure 52-1 below
		1x 1 uF 0402	Place as close to the package as possible. Placement order: Package edge > 0402 caps > 0805 caps > Power source
VCCSA	1x 1 uF 0201		Place on secondary side, underneath the package Refer to Note 4 for component placement Please refer to Figure 52-3 below
		4x 22 uF 0603	Place as close to the package as possible


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
CPU (Power CAP2)			
Size	Document Number	Rev	
A3		A00	
Date:	Monday, March 21, 2016	Sheet	11 of 109

SSID = MEMORY



<Core Design>


	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.		
	Title _____		
DDR3L-Memorydown 1			
Job Customer	Document Number Drax SKL Y	Rev A00	
Date: Monday, March 21, 2016		Sheet 12 of	109

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Drax SKL Y</i>		Rev <i>A00</i>
Date:	Monday, March 21, 2016		Sheet 14 of 109

SSID = CPU



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (CSI2/EMMC)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Monday, March 21, 2016		Sheet 15 of	109

SSID = PCH

USB Table

Pair	Device
1	USB3.0 on MB
2	USB 2.0 on DB
3	USB 2.0 on DB
5	CAMERA
7	CAMERA
9	WLAN

WLAN

Card Reader

HDD

[61] PCIE_RX_CPU_N5
[61] PCIE_RX_CPU_P5
[61] PCIE_TX_CON_N5
[61] PCIE_TX_CON_P5

[33] PCIE_RX_CPU_N6
[33] PCIE_RX_CPU_P6
[33] PCIE_TX_CON_N6
[33] PCIE_TX_CON_P6

[60] SATA_RX_CPU_N0
[60] SATA_RX_CPU_P0
[60] SATA_TX_CPU_N0
[60] SATA_TX_CPU_P0

[99] XDP_PRDY#
[99] XDP_PREQ#

PEG_RCOMP_N_CPU
PEG_RCOMP_P_CPU
PIRQA#
10KR2F-2-GP

CPU1H

SKYLAKE_ULX

8 OF 20

PCIE1_RXN/USB3_5_RXN
PCIE1_RXP/USB3_5_RXP
PCIE1_TXN/USB3_5_TXN
PCIE1_TXP/USB3_5_TXP

PCIE2_RXN/USB3_6_RXN
PCIE2_RXP/USB3_6_RXP
PCIE2_TXN/USB3_6_TXN
PCIE2_TXP/USB3_6_TXP

PCIE3_RXN
PCIE3_RXP
PCIE3_TXN
PCIE3_TXP

PCIE4_RXN
PCIE4_RXP
PCIE4_TXN
PCIE4_TXP

PCIE5_RXN
PCIE5_RXP
PCIE5_TXN
PCIE5_TXP

PCIE6_RXN
PCIE6_RXP
PCIE6_TXN
PCIE6_TXP

PCIE7_RXN/SATA0_RXN
PCIE7_RXP/SATA0_RXP
PCIE7_TXN/SATA0_TXN
PCIE7_TXP/SATA0_TXP

PCIE8_RXN/SATA1A_RXN
PCIE8_RXP/SATA1A_RXP
PCIE8_TXN/SATA1A_TXN
PCIE8_TXP/SATA1A_TXP

PCIE9_RXN
PCIE9_RXP
PCIE9_TXN
PCIE9_TXP

PCIE10_RXN
PCIE10_RXP
PCIE10_TXN
PCIE10_TXP

PCIE_RCOMP_N
PCIE_RCOMP_P

PROC_PRDY#
PROC_PREQ#
GPP_A7/PIRQA#

SKYLAKE-Y-GP

SSIC / USB3

USB3_1_RXN
USB3_1_RXP
USB3_1_TXN
USB3_1_TXP

USB3_2_RXN/SSIC_1_RXN
USB3_2_RXP/SSIC_1_RXP
USB3_2_TXN/SSIC_1_TXN
USB3_2_TXP/SSIC_1_TXP

USB3_3_RXN/SSIC_2_RXN
USB3_3_RXP/SSIC_2_RXP
USB3_3_TXN/SSIC_2_TXN
USB3_3_TXP/SSIC_2_TXP

USB3_4_RXN
USB3_4_RXP
USB3_4_TXN
USB3_4_TXP

USB2N_1
USB2P_1
USB2N_5
USB2P_5

USB2N_7
USB2P_7
USB2N_3
USB2P_3

USB2N_9
USB2P_9
USB2N_2
USB2P_2

USB2_COMP
USB2_ID
USB2_VBUSSENSE

GPP_E9/USB2_OC0#
GPP_E10/USB2_OC1#
GPP_E11/USB2_OC2#
GPP_E12/USB2_OC3#

GPP_E4/DEVSLP0
GPP_E5/DEVSLP1
GPP_E6/DEVSLP2

GPP_E0/SATAXPICIE0/SATAGP0
GPP_E1/SATAXPICIE1/SATAGP1
GPP_E2/SATAXPICIE2/SATAGP2

GPP_E8/SATALED#

C16
A16
G16
J16

B15
D15
F15
H15

C18
A18
G18
J18

B17
D17
F17
H17

A16
A14
AH5
AH3

AF5
AF3
AL6
AL4

AG6
AG4
AM3
AM5

N2
AF7
AE6

CN12
M11
C8
B8

F10
H10
L8

G11
J11
N10

H8

USB30_RX_CPU_N1 [36]
USB30_RX_CPU_P1 [36]
USB30_TX_CPU_N1 [36]
USB30_TX_CPU_P1 [36]

USB_CPU_PN1 [36]
USB_CPU_PP1 [36]

USB_CPU_PN5 [55]
USB_CPU_PP5 [55]

USB_CPU_PN7 [55]
USB_CPU_PP7 [55]

USB_CPU_PN3 [66]
USB_CPU_PP3 [66]

USB_CPU_PN9 [61]
USB_CPU_PP9 [61]

USB_CPU_PN2 [37]
USB_CPU_PP2 [37]

USB_OC0# [66]
USB_OC1# [35]

HDD_DEVSLP [60]
SIO_EXT_SC#_R [24]

USB3.0 on MB

TOUCH SCREEN


CAMERA

USB2.0 on DB

WLAN



USB2.0 on DB

DC resistance < 0.5ohm.



(#543611)

The SATALED# signal is open-collector and requires a weak external pull-up (8.2 kΩ to 10 kΩ) to Vcc3_3.



(#543016) When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.






<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (PCIE/SATA/USB)
Drax SKL Y


Size A3 Document Number
Date: Thursday, March 17, 2016 Sheet 16 of 109

Rev A00



MPHY / SRAM Supply
instantaneous slew rate
must between 5~100mV/us
Tr between 10~200us

SSID = PCH



PCH strap pin:




NO REBOOT	
HDA_SPKR	Low = Enable (Default) * High = Disable

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (AUDIO/SDIO)			
Size	Document Number		Rev
A4	Drax SKL Y		A00
Date:	Thursday, March 17, 2016		Sheet 19 of 109





Layout Note:

D1uF:
C2102 near V1
C2103 near T1, T15
C2108 near AH13, AH15
C2110 near R15, R16
C2116 near R21
1uF:
C2104 near T1, T15
22uF:
C2105 near T1, T15

Layout Note:

D1uF:
C2128 near AK19
C2120 near AT15
C2130 near AL15
C2131 near AR19
1uF:
C2134 near AK19
C2129 near AR19
C2132 near AE15
C2133 near AL2



Blanking

<Core Design>

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 22 of	109


Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 23 of	109



Main Func = SPI Flash



Main Func = RTC



Blanking


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 28 of	109

SSID = Audio


Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power




CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-

Universal Jack (Moved to I/O Board)



Delay circuit (JACK_PLUG_DET: on IO Board)



Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Monday, March 21, 2016		Sheet 30 of	109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Monday, March 21, 2016			Sheet 31 of 109		

Blanking

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Monday, March 21, 2016			Sheet	32	of 109

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Monday, March 21, 2016		Sheet 34 of	109

SSID = USB



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB Power SW**








Size A4	Document Number Drax SKL Y	Rev A00
---------	-----------------------------------	----------------

Date: Monday, March 21, 2016 Sheet 35 of 109

SSID = USB



SSID = USB



USB Table

Pair	Device
1	USB2.0 Port3
2	Sensor HUB
3	
4	


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 38 of	109

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 39 of	109

3D3V_S0 Comsumption
Peak current 2.5A

[illegible]

VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.


CA3 SC1U
 1 2
 DY
 1
 SC

<Core Design>




Title			
Power Plane Enable			
Size A2	Document Number Drax SKL Y		Rev A00
Date:	Tuesday, March 22, 2016	Sheet 40 of	109

SSID = DS3



Reserve by NON DS3 function 20150413

DS3



DS3

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			DS3
Size	Document Number	Rev	
B	Drax SKL Y	A00	
Date:	Monday, March 21, 2016	Sheet	41 of 109

VREF CIRCUITRY


Layout Note:
Place Close DIMMs



Layout Note:
Place Close DIMM2




Layout Note:
Place Close DIMM1



SSID = PWR.Support

Pin Definition: TBD


Layout Note:
PSID Layout width > 25mil










SSID = PWR.Support


Placement: Close to Batt Connector

Batt Connector



SSID = Charger






<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 321, Taiwan, R.O.C.

File	NCP81201MNTXG CPUCORE(1/3)		
Size	Document Number	Rev	A00
Drax SKL Y			
Date	1/26/2019	Mar 22, 2019	1/26/2019


```
Main Func = CPU_CORE
```




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	NCP81201MNTXG_GFXCORE(3/3)
-------	-----------------------------------

Size A3	Document Number Drax SKL Y	Rev A00
Date: Thursday, March 17, 2016	Sheet 48 of 109	



Main Func = CPU_CORE



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	NCP81253MN_CPU_VCCSA
-------	-----------------------------

Size A3	Document Number Drax SKL Y
------------	--------------------------------------

Rev	
A00	

Date: Tuesday, March 22, 2016



Sheet 50 of 109

Blanking


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S1339D15 1D5V			
Size	Document Number		Rev
A4	Drax SKL Y		A00
Date: Thursday, March 17, 2016		Sheet 52 of	109

SSID = PWR.Plane.Regulator_1p8v



APL5930 for 1D8V_S5



<Core Design>

DELL			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title SYW232_1D8V					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Tuesday, March 22, 2016 Sheet 53 of 109					






Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
APL5930_1D24V			
Size	Document Number		Rev
A4	Drax SKL Y		A00
Date: Thursday, March 17, 2016		Sheet 54 of	109

SSID = VIDEO


Panel Conn.



CAMERA POWER



INVERTER POWER




EE note: Never change R5211 to short pad after MP

Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet	56	of 109

SSID = VIDEO



69.50007.691:
OBS REASON: Please transfer to down size item 69.48001.081 for cost reduction and good cost down trend

For DIODE in case of leakage from HDMI1

5V_S5

AFTP5701

R5705 0R0603-PAD-1-GP-U





5V_HDMI_R_S5

F5701 POLYSW-1D1A6V-9-GP-U

5V_HDMI_S5

69.48001.081


2ND = 69.50011.081
3RD = 69.50013.101



SSID = Display Port

Blanking


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved) Display Port					
Size	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 58	of	109

SSID = DVI

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved) DVI

Size

Document Number

Rev

Drax SKL Y


A00

Date: Thursday, March 17, 2016

Sheet 59 of 109

SSID = SATA



SATA HDD Connector



Layout Note :

AC coupling Cap;
place near CONN(<100mils)

022.10014.0081



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD

Size

Document Number

Drax SKL Y

Rev

A00

Date: Tuesday, March 22, 2016

Sheet 60 of 109

3D3V_S0

1.1A

3D3V_WLAN_S0

R6111


0R0805-PAD-1-GP-U

A00 20160301

C6102 6V2KX-3GP


C6103 6V2KX-3GP

C6104 6V2KX-3GP



The diagram illustrates the connection between a WLAN module (062.10003.0281) and an NGFF Debug Card (062.10003.0281). The WLAN module is shown on the left, with its pins connected to the debug card on the right. The debug card is a small board with various components, including resistors, capacitors, and connectors. The connection is made via a ribbon cable or similar interface. The diagram is labeled with pin numbers and component values, providing a detailed view of the hardware setup.

EE Note:
For NFGG Debug Card:
Stuff R6106,R6107,R6108(optional).
DY R6105



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title WLAN			
Size	Document Number		Rev
	Drax SKL Y		A00
Date:	Tuesday, March 22, 2016	Sheet 61 of	109

SSID = WWAN

Blanking


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved) WWAN		
Size	Document Number Drax SKL Y	Rev A00
Date: Thursday, March 17, 2016		Sheet 62 of 109

SSID = SSD-NGFF

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eMMC

Size

A4

Document Number

Drax SKL Y

Rev

A00

Date: Thursday, March 17, 2016

Sheet 63 of 109

SSID = LED / PWRBTN

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED / PWRBTN

Size

Document Number

Rev

A4


Drax SKL Y

A00

Date: Thursday, March 17, 2016


Sheet 64 of 109

Main Func = KB






CAP LED Control

LOW actived from KBC GPIO




PIN#	SIGNAL
1	Diag_Loop-GPIO_0 (TPC)
2	KSI [7] = KBD S8
3	KSI [6] = KBD S7
4	KSI [4] = KBD S5
5	KSI [2] = KBD S3
6	KSI [5] = KBD S6
7	KSI [1] = KBD S2
8	KSI [3] = KBD S4
9	KSI [0] = KBD S1
10	KSO [5] = KBD D6
11	KSO [4] = KBD D5
12	KSO [7] = KBD D8
13	KSO [6] = KBD D7
14	KSO [8] = KBD D9
15	KSO [3] = KBD D4
16	KSO [1] = KBD D2
17	KSO [2] = KBD D3
18	KSO [0] = KBD D1
19	KSO [12] = KBD D13
20	KSO [16] = KBD D17
21	KSO [15] = KBD D16
22	KSO [13] = KBD D14
23	KSO [14] = KBD D15
24	KSO [9] = KBD D10
25	KSO [11] = KBD D12
26	KSO [10] = KBD D11
27	CapLock LED
28	N/C
29	N/C
30	GND


Main Func = TPAD



TP_VDD Discharge Circuit




Touch Pad Connector




Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATTN
6	GPIO
7	DAT(PS2)
8	CLK(PS2)

TP_VDD	1	AFTP6531
TPCLK_C	1	AFTP6532
TPDATA_C	1	AFTP6533
I2C0_SCL_R	1	AFTP6534
I2C0_SDA_R	1	AFTP6535


Need to check if it is Active High or Active Low
and check if there is PH on TPAD side.



SENSOR POWER






For Small BD Sensor



ACES-CON44-1-GP
20.K0678.044

Power Pin Count : 8
GND Pin Count : 8



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
IO Board CONN

Size A4 Document Number
Drax SKL Y Rev
A00


Date: Tuesday, March 22, 2016 Sheet 66 of 109

Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Hall Sensor					
Size	Document Number				Rev
A4	Drax SKL Y				A00
Date: Thursday, March 17, 2016			Sheet	67	of 109

SSID = Debug CONN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug CONN

Size
A4

Document Number

Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 68 of 109

SSID = Sensor

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sensor

Size
A4


Document Number
Drax SKL Y

Rev
A00


Date: Thursday, March 17, 2016

Sheet 69 of 109


LID sensor



Free Fall Sensor + G Sensor



Please help to close with U6602




- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)Thunderbolt (1/5)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 71 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)Thunderbolt (2/5)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 72 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)Thunderbolt (3/5)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 73 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)Thunderbolt (4/5)					
Size		Document Number			Rev
A4		Drax SKL Y			A00
Date: Thursday, March 17, 2016			Sheet 74 of		109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)Thunderbolt (5/5)					
Size		Document Number			Rev
A4		Drax SKL Y			A00
Date:		Thursday, March 17, 2016		Sheet	75 of 109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)GPU (1/5) PEG					
Size		Document Number			Rev
A4		Drax SKL Y			A00
Date:		Thursday, March 17, 2016		Sheet	76 of 109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)GPU (2/5) DIGITAL					
Size		Document Number			Rev
A4		Drax SKL Y			A00
Date:		Thursday, March 17, 2016		Sheet	77 of 109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)GPU (3/5) VRAM					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 78 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)GPU (4/5) GPIO					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 79 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)GPU (5/5) PWR/GND					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet	80	of 109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)VRAM1,2 (1/4)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 81 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)VRAM3,4 (2/4)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 82 of 109		


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)VRAM5,6 (3/4)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 83 of	109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)VRAM7,8 (4/4)					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 84 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)VGA_CORE					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 85 of 109		

Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)DISCRETE VGAPOWER					
Size	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 86 of 109		


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 87 of 109	

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 88 of	109

Main Func = UnusedParts

34.34S02.002
SPRING-98-GP
SPR1
Spring

34.41Y19.001
SPRING-12-GP-U1
SPR5
Spring

34.41Y19.001
SPRING-12-GP-U1
SPR6
Spring

34.40X45.101
HS1
STF237R117H67-3-GP

34.40X45.101
HS2
STF237R117H67-3-GP

34.40X45.101
HS3
STF237R117H67-3-GP

34.40X45.101
HS4
STF237R117H67-3-GP

34.4SE26.001
HS5
STF237R113H62-4-GP

H1
HOLE256R142-OG-1-GP
ZZ.00PAD.6U1

H2
HOLE335R197-GP
ZZ.00PAD.7L1

H3
HOLE335R197-GP
ZZ.00PAD.7L1

H4
HOLE335R197-GP
ZZ.00PAD.7L1

Package symbol : GNDPADSR335-213-S
G1803
GNDPAD
ZZ.NDPAD.XXX
TOP
G1804
GNDPAD
ZZ.NDPAD.XXX
BOTTOM

Main Func = EMICapacitors

19V_DCBATOUT
acoustic nosie
DY PT8902
SE33U25VM-11-GP
DY PT8903
SE33U25VM-11-GP

19V_DCBATOUT
DY FC8901
SCD1U25V2KX-GP
DY FC8902
SCD1U25V2KX-GP
DY FC8903
SCD1U25V2KX-GP
DY FC8904
SCD1U25V2KX-GP
DY FC8905
SCD1U25V2KX-GP
DY FC8906
SCD1U25V2KX-GP
DY FC8907
SCD1U25V2KX-GP
DY FC8908
SCD1U25V2KX-GP
DY FC8909
SCD1U25V2KX-GP
DY FC8910
SCD1U25V2KX-GP
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near PR4652

1D35V_S3
DY FC8906
SCD1U25V2KX-GP
DY FC8907
SCD1U25V2KX-GP
DY FC8908
SCD1U25V2KX-GP
DY FC8909
SCD1U25V2KX-GP
DY FC8910
SCD1U25V2KX-GP
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near C1329

0D675V_S0
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near PR4512

+VCC_CORE
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near PC4810

+VCCGT
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near TP4D1

19V_DCBATOUT_LCD
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
Near SPI252

RF Reserved

119V_DCBATOUT
DY FC8901
SCD1U25V2KX-GP
DY FC8902
SCD1U25V2KX-GP
DY FC8903
SCD1U25V2KX-GP
DY FC8904
SCD1U25V2KX-GP
DY FC8905
SCD1U25V2KX-GP
DY FC8906
SCD1U25V2KX-GP
DY FC8907
SCD1U25V2KX-GP
DY FC8908
SCD1U25V2KX-GP
DY FC8909
SCD1U25V2KX-GP
DY FC8910
SCD1U25V2KX-GP
DY FC8911
SCD1U25V2KX-GP
DY FC8912
SCD1U25V2KX-GP
DY FC8913
SCD1U25V2KX-GP
DY FC8914
SCD1U25V2KX-GP
DY FC8915
SCD1U25V2KX-GP
DY FC8916
SCD1U25V2KX-GP
DY FC8917
SCD1U25V2KX-GP
DY FC8918
SCD1U25V2KX-GP
DY FC8919
SCD1U25V2KX-GP
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
DY FC8922
SCD1U25V2KX-GP
DY FC8923
SCD1U25V2KX-GP
DY FC8924
SCD1U25V2KX-GP
DY FC8925
SCD1U25V2KX-GP
EMI Reserved

5V_S0
DY FC8924
SCD1U25V2KX-GP
Near TP4D1

5V_S0
DY FC8919
SCD1U25V2KX-GP
Near SPI252

3D3V_S5_PCH
DY FC8920
SCD1U25V2KX-GP
DY FC8921
SCD1U25V2KX-GP
Near R6509

PWR_DCBATOUT_5V
DY FC8922
SCD1U25V2KX-GP
Near PR4512

3D3V_S5
DY FC8923
SCD1U25V2KX-GP
Near PC4810


RF Reserved

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title UNUSED PARTS/EMI Capacitors			
Size A3	Document Number Drax SKL Y		Rev A00
Date: Tuesday, March 22, 2016	Sheet 89	of	109


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)NFC Connector					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet 90 of 109		


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved) TPM					
Size A4	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet	91	of 109

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Finger Print			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 92 of	109

Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)Express Card					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 93 of 109		

D


C

B

A

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Smart Card Socket			
Size A4	Document Number Drax SKL Y		Rev A00
Date: Thursday, March 17, 2016		Sheet 94 of	109

Blanking


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)SW GFX eDP					
Size		Document Number			Rev
A4		Drax SKL Y			A00
Date: Thursday, March 17, 2016			Sheet 95 of 109		

SSID = DEBUG PORT

Blanking

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU XDP

Size
A4

Document Number
Drax SKL Y

Rev
A00

Date: Thursday, March 17, 2016

Sheet 96 of 109


Blanking


<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)LAN					
Size A4		Document Number Drax SKL Y			Rev A00
Date: Thursday, March 17, 2016			Sheet 97 of 109		

Blanking

<Core Design>


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)LAN SWITCH					
Size	Document Number Drax SKL Y				Rev A00
Date: Thursday, March 17, 2016			Sheet	98	of 109




20.F0971.060: Dummy Pad with solder mask is ZZ.00PAD.GT1

A00 20160302


SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



5					4					3					2					1				
Item	Page#	Date	Request By	Issue description					Solution Description					Rev.										
1																								
2																								
3																								
4																								
5																								
6																								
7																								
8																								
9																								
10																								
11																								
12																								
13																								
14																								
15																								
16																								
17																								
18																								
19																								
20																								
21																								
22																								
23																								
24																								
25																								

<Core Design>

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History-01

Size

Document Number

Rev

A00

Date: Tuesday, March 22, 2016

Sheet 107 of 109

[illegible]

5					4			3		2		1										
Item	Page#	Date	Request By	Issue description			Solution Description				Rev.											
D												D										
C												C										
B												B										
A													A									
5					4			3		2		1										